# Data Compression Transformations for Dynamically Allocated Data Structures \*

Youtao Zhang and Rajiv Gupta

Dept. of Computer Science, The University of Arizona, Tucson, Arizona 85721

Abstract. We introduce a class of transformations which modify the representation of dynamic data structures used in programs with the objective of *compressing* their sizes. We have developed the *common*prefix and narrow-data transformations that respectively compress a 32 bit address pointer and a 32 bit integer field into 15 bit entities. A pair of fields which have been compressed by the above compression transformations are pa
ked together into a single 32 bit word. The above transformations are designed to apply to data structures that are *par*tially compressible, that is, they compress portions of data structures to whi
h transformations apply and provide a me
hanism to handle the data that is not compressible. The accesses to compressed data are efficiently implemented by designing *data compression extensions* (DCX) to the pro
essor's instru
tion set. We have observed average redu
tions in heap allocated storage of 25% and average reductions in execution time and power onsumption of 30%. If DCX support is not provided the reductions in execution times fall from  $30\%$  to  $12.5\%$ .

#### <sup>1</sup> Introdu
tion

With the proliferation of limited memory omputing devi
es, optimizations that reduce memory requirements are increasing in importance. We introduce a class of transformations whi
h modify the representation of dynami
ally allo
ated data structures used in pointer intensive programs with the objective of compressing their sizes. The elds of a node in a dynami data stru
ture typi
ally consist of both *pointer* and *non-pointer* data. Therefore we have developed the ommon-prex and narrow-data transformations that respe
tively ompress a 32 bit address pointer and a 32 bit integer field into 15 bit entities. A pair of fields which have been compressed can be packed into a single 32 bit word. As a consequence of compression, the memory footprint of the data structures is significantly reduced leading to significant savings in heap allocated storage requirements whi
h is quite important for memory intensive appli
ations. The reduction in memory footprint can also lead to significantly reduced execution times due to a reduction in data cache misses that occur in the transformed program.



Supported by DARPA PAC/C Award. F29601-00-1-0183 and NSF grants CCR-0105355, CCR-0096122, EIA-9806525, and EIA-0080123 to the Univ. of Arizona.

An important feature of our transformations is that they have been designed to apply to data structures that are *partially compressible*. In other words, they ompress portions of data stru
tures to whi
h transformations apply and provide a me
hanism to handle the data that is not ompressible. Initially data storage for a compressed data structure is allocated assuming that it is fully compressible. However, at runtime, when uncompressible data is encountered, additional storage is allocated to handle such data. Our experience with applications from Olden test suite demonstrates that this is a highly important feature be
ause all the data stru
tures that we examined in our experimentation were highly compressible, but none were  $fully$  compressible.

For efficiently accessing data in compressed form we propose data compression extensions (DCX) to a RISC-style ISA where the six six simple instruments in tions. These instructions perform two types of operations. First since we must handle partially compressible data structures, whenever a field that has been compressed is updated, we must *check* to see if the new value to be stored in that field is indeed compressible. Second when we need to make use of a compressed value in a computation, we must perform an *extract and expand* operation to obtain the original 32 bit representation of the value.

We have implemented our techniques and evaluated them. The DCX instru
tions have been in
orporated into the MIPS like instru
tion set used by the simples
alar simulator. The ompression transformations have been in
orporated in the gcc compiler. We have also addressed other important implementation issues including the selection of fields for compression and packing. Our experiments with six benchmarks from the *Olden* test suite demonstrate an average spa
e savings of 25% in heap allo
ated storage and average redu
tions of 30% in exe
ution times and power onsumption. The net redu
tion in exe
ution times is attributable to reduced miss rates for L1 data cache and L2 unified a
he and the availability of DCX instru
tions.

#### $\overline{2}$ <sup>2</sup> Data Compression Transformations

As mentioned earlier, we have developed two ompression transformations: one to handle pointer data and the other to handle narrow width non-pointer data. We illustrate the transformations by using an example of the dynami
ally allo
ated link list data structure shown below  $-\text{ the } next$  and value fields are compressed to illustrate the ompression of both pointer and non-pointer data. The ompressed fields are *packed* together to form a single  $32$  bit field *value\_next*.



common-Present transformation for pointer and **pointer on the pointer on the point**  $next$  field of the link list can be compressed under certain conditions. In particular, consider the addresses corresponding to an instance of *list\_node* (addr1)



and the next field in that node ( $\alpha$ ddr2). If the two addresses share a common 17 bit prefix because they are located fairly close in memory, we classify the next pointer as compressible. In this case we eliminate the common prefix from address addr2 which is stored in the next pointer field. The lower order 15 bits from addr2 represent the representation of the pointer in ompressed form. The 32 bit representation of a *next* field can be reconstructed when required by obtaining the prefix from the pointer to the  $list\_node$  instance to which the next field belongs.

Narrow data transformation for non-pointer data. Now let us onsider the ompression of the narrow width integer value in the *value* field. If the 18 higher order bits of an array element are identi
al, that is, they are either all 0's or all 1's, it is classified as compressible. The 17 higher order bits are discarded and leaving a 15 bit entity. Sin
e the 17 bits dis
arded are identi
al to the most significant order bit of the 15 bit entity, the 32 bit representation can be easily derived when needed by replicating the most significant bit.

Pa
king together ompressed elds. The value and next elds of a node belonging to an instance of *list\_node* can be packed together into a single 32 bit word as they are simply 15 bit entities in their ompressed form. Together they are stored in value\_next field of the transformed structure. The 32 bits of value\_next are divided into two half words. Each compressed field is stored in the lower order 15 bits of the orresponding half word. A

ording to the above strategy, bits 15 and 31 are not used by the compressed fields. Next we describe the handling of uncompressible data in partially compressible data structures. The implementation of partially ompressible data stru
tures require an additional bit for encoding information. This is why we compress fields down to 15 bit entities and not into 16 bit entities.

Partial ompressibility. Our basi approa
h is to allo
ate only enough storage to accommodate a compressed node when a new node in the data structure is created. Later, as the pointer fields are assigned values, we check to see if the fields are compressible. If they are, they can be accommodated in the allocated space; otherwise additional storage is allocated to hold the fields in uncompressed form. The previously allocated location is now used to hold a pointer to this additional storage. Therefore for accessing uncompressible fields we have to go through an extra step of indire
tion.

If the uncompressible data stored in the fields is modified, it is possible that the fields may now become compressible. However, we do not carry out such checks and instead we leave the fields in such cases in uncompressed form. This is be
ause exploitation of su
h ompression opportunities an lead to repeated allo
ation and deallo
ation of extra lo
ations if data values repeatedly keep os
illating between ompressible and un
ompressible kind. To avoid repeated allo
ation and deallo
ation of extra lo
ations we simplify our approa
h so that once a field is assigned an uncompressible value, from then onwards, the data in the field is always maintained in uncompressed form.



We use the most significant bit (bit 31) in the word to indicate whether or not the data stored in the word is ompressed or not. This is possible be
ause in the MIPS base system that we use, the most significant bit for all heap addresses is always 0. It contains a 0 to indicate that the word contains compressed values. If it contains a 1, it means that one or both of values were not compressible and instead the word contains a pointer to an extra pair of dynamically allocated locations which contain the values of the two fields in uncompressed form. While bit 31 is used to en
ode extra information, bit 15 is never used for any purpose.



Fig. 1. Dealing with un
ompressible data.

In Fig. 1 we illustrate the above method using an example in which an instance of *list\_node* is allocated and then the *value* and *next* fields are set up one at a time. As we can see first storage is allocated to accommodate the two fields in compressed form. As soon as the first uncompressible field is encountered additional storage is allocated to hold the two fields in uncompressed form. Under this scheme there are three possibilities which are illustrated in Fig. 1. In the first case both fields are found to be compressible and therefore no extra  $locations$  are allocated. In the second case the  $value$  field, which is accessed first, is compressible but the next field is not. Thus, initially value field is stored in compressed form but later when *next* field is found to be compressible, extra locations are allocated and both fields are store in uncompressed form. Finally in the third case the *value* field is not compressible and therefore extra locations are allocated right away and none of the two fields are ever stored in compressed form.



### <sup>3</sup> Instru
tion Set Support

Compression redu
es the amount of heap allo
ated storage used by the program which typically improves the data cache behavior. Also if both the fields need to be read in tandem, a single load is enough to read both the fields. However, the manipulation of the fields also creates additional overhead. To minimize this overhead we have design new RISC-style instru
tions. We have designed three simple instructions each for pointer and non-pointer data respectively that efficiently implement common-prefix and narrow-data transformations. The semanti
s of the these instru
tions are summarized in Fig. 2. These instru
tions are RISC-style instru
tions with omplexity omparable to existing bran
h and integer ALU instructions. Let us discuss these instructions in greater detail.

ompressible to handle partially and the world like to handle particle particles in the contract of the contrac data, before we actually compress a data item at runtime, we must first check whether the data item is compressible. Therefore the first instruction type we introduce allows efficient checking of data compressibility. We have provided the two new instructions that are described below. The first checks the compressibility of pointer data and the second does the same for non-pointer data.

- because if the present the higher order is used to another the second the second the second R2 are the same. If they are the same, the exe
ution ontinues and the eld held in R2 can be compressed; otherwise the branch is taken to a point where we handle the situation, by allocating additional storage, in which the address in R2 is not compressible. The instruction also handles the case where R2 contains a nil pointer which is represented by the value 0 both in ompressed and un
ompressed forms. Sin
e 0 represents a nil pointer, the lower order 15 bits of an allo
ated address should never be all zeroes - to correctly handle this situation we have modified our malloc routine so that it never allo
ates storage lo
ations with su
h addresses.
- because only see the health of the highest complete section is the highest complete  $\mathcal{A}$  $(i.e., all 0's or all 1's)$ . If they are the same, the execution continues and the value held in R1 is ompressed; otherwise the value in R1 is not ompressible and the branch is taken to a point where we place code to handle this situation by allocating additional storage.

Extra
t-and-expand. If a pointer is stored in ompressed form, before it an be derefrenced, we must first reconstruct its 32-bit representation. We do the same for ompressed non-pointer data before its use. Therefore the se
ond instru
tion type that we introdu
e arries out extra
t-and-expand operations. There are four new instructions that we describe below. The first two instructions are used to extract-and-expand compressed pointer fields from lower and upper halves of a 32-bit word respe
tively. The next two instru
tions do the same for non-poniter data.

xtrhl R1, R2, R3 { extra
ts the ompressed pointer eld stored in lower order bits (0 through 14) of register R3 and appends it to the common-prefix



contained in higher order bits  $(15 \text{ through } 31)$  of R2 to construct the uncompressed pointer which is then made available in R1. We also handle the case when R3 contains a nil pointer. If the compressed field is a nil pointer, R1 is set to nil.



Fig. 2. DCX instructions.

are the point  $\alpha$  and the store in the higher stored stored and the store in the store  $\alpha$ order bits (16 through 30) of register R3 and appends it to the ommonprefix contained in higher order bits (15 through 31) of R2 to construct the uncompressed pointer which is then made available in R1. If the compressed field is a nil pointer, R1 is set to nil.

The instructions xtrhl and xtrhh can also be used to compress two fields together. However, they are not essential for this purpose because typically there are existing instructions which can perform this operation. In the MIPS like instruction set we used in this work this was indeed the case.

- xtrl R1, R2 { extra
ts the eld stored in lower half of the R2, expands it, and then stores the resulting 32 bit value in R1.
- trice in part that the store in the store of the store in the store order bits of  $\mathbb{R}^n$ it, and then stores the resulting 32 bit value in R1.



Next we give a simple example to illustrate the use of the above instru
tions. Let us assume that an integer field  $t \to value$  and a pointer field  $t \to next$ are compressed together into a single field  $t \rightarrow value\_next$ . In Fig. 3a we show how compressibility checks are used prior to appropriately storing newvalue and *newnext* values in to the compressed fields. In Fig. 3b we illustrate the extract and expand instructions by extracting the compressed values stored in  $t \rightarrow value\_next$ .

```
\mathbf{1} : the value next of \mathbf{1} is the value of \mathbf{1}; $18 : newvalue
             ; $19 : newnext
             ;; bran
h if newvalue is not 
ompressible
            bneh18 $18, $L1
             ; bran
h if newnext is not 
ompressible
            bneh17 $16, $19, $L1
             , store compressed anton an in the store.
             ori $19, $19, 0x7fff
             swr
                         $18, 0($16)
                         $19, 2($16)
            swr
             j\sim$L1: ; allo
ate extra lo
ations and store pointer
             \mathbf t , to extra local dominant in the value next \mathbf t; store un
ompressed data in extra lo
ations
            \sim 10 .
     \cdot(a) Illustration of 
ompressibility 
he
ks.
       ; $16: &(t > value next)
       ; $17: un
ompressed integer t > value
       \mathbf{18} and \mathbf{18} a
       ;; load 
ontents of t > value next
       lw $3,0($16)
       , branch is a pointer to extra local distance
       <u>bltz $3, $2, $</u>
       ; extra t and the same to rest and the same of the
      xtrl $17, $3
       t and expanding the state t and expanding the state txtrhh$18, $16, $3
               $L2
      j$L1: ; load values from extra lo
ations
      \sim 10$L2:   
       (b) Illustration of extra
t and expand instru
tions.
```
Fig. 3. An example.



## <sup>4</sup> Compiler Support

Object layout transformations can only be applied to a C program if the user does not access the fields through explicit address arithmetic and also does not typecast the objects of the transformed type into objects of another type. Like prior work by Truong et al. [14] on field reorganization and instance interleaving, we assume that the programmer has given us the go ahead to freely transform the data stru
tures when it is apprpriate to do so. From this step onwards the rest of pro
ess is arried out automati
ally by the ompiler. In the remainder of this se
tion we des
ribe key aspe
ts of the the ompiler support required for effective data compression.

Identifying elds for ompression and pa
king. Our observation is that most pointer fields can be compressed quite effectively using the common-prefix transformation. Integer fields to which narrow-data transformation can be applied can be identied either based upon knowledge about the appli
ation or using value profiling. The most critical issue is that of pairing compressed fields for packing into a single word. For this purpose we must first categorize the fields as  $hot$ fields and cold fields. It is useful to pack two hot fields together if they are typically accessed in tandem. This is because in this situation a single load can be shared while reading the two values. It is also useful to compress any two cold elds even if they are not also in the called in the second theories of the second they are  $\eta$ cannot share the same load, they are not accessed frequently. In all other situations it is not as useful to pack data together because even though space savings will be obtained, execution time will be adversely affected. We used basic block frequency counts to identify pairs of fields belonging to the above categories and then applied ompression transformations to them.

mal lo mallo m for carrying out *storage allocation*. This form of storage allocation was developed by Chilimbi et al. [6] and as described earlier it improves the locality of dynamic data structures by allocating the linked nodes of the data structure as close to each other as possible in the heap. As a consequence, this technique increases the likelihood that the pointer fields in a given node will be compressible. Therefore it makes sense to use comalloc in order to exploit the synergy between comalloc and data ompression.

Register pressure. Another issue that we onsider in our implementation is that of potential increase in *register pressure*. The code executed when the pointer fields are found to be uncompressible is substantial and therefore it can increase register pressure significantly causing a loss in performance. However, we know that this code is executed very infrequently since very few fields are uncompressible. Therefore, in this piece of code we first free registers by saving values and then after exe
uting the ode the values are restored in registers. In other words, the increase in register pressure does not have an adverse effect on frequently executed code.



Instru
tion a
he behavior and ode size. The additional instru
tions generated for implementing compression can lead to an increase in *code size* which can further impact the *instruction cache* behavior. It is important to note however that a large part of the code size increase is due to the handling of the infrequent ase in whi
h the data is found not to be ompressible. In order to minimize the impact on the *code size* we can share the code for handling the above infrequent case across all the updates corresponding to a given data field. To minimize the impact of the performance on the *instruction cache*, we can employ a code layout strategy which places the above infrequently executed code elsewhere and create bran
hes to it and ba
k so that the instru
tion a
he behavior for more frequently executed code is minimally affected. Our implementation currently does not support the above techniques and therefore we observed code size increase and degraded instruction cache behavior in our experiments.

Code generation. The remainder of the ode generation details for implementing data compression are in most part quite straightforward. Once the fields have been sele
ted for ompression and pa
king together, whenever a use of a value of any of the fields is encountered, the load is followed by an extract-and expand instruction. If the value of any of compressed fields is to be updated, the compressibility check is performed before storing the value. When two hot fields that are pa
ked together are to be read/updated, initially we generate separate loads/stores for them. Later in a separate pass we eliminate the later of the two loads/stores whenever possible.

### <sup>5</sup> Performan
e Evaluation

Experimental setup. We have implemented the te
hniques des
ribed to evaluate their performan
e. The transformations have been implemented as part of the g ompiler and the DCX instru
tions have been in
orporated in the MIPS like instruction set of the superscalar processor simulated by simplescalar  $[3]$ . The evaluation is based upon six benchmarks taken from the  $Olden$  test suite [5] (see Fig. 4a) whi
h ontains pointer intensive programs that make extensive use of dynami
ally allo
ated data stru
tures.

In order to study the impa
t of memory performan
e we varied the input sizes of the programs and also varied the L2 cache latency. The cache organization of simplescalar is shown in Fig. 4b. There are first level separate instruction and data caches (I-cache and D-cache). The lower level cache is a unified-cache for instructions and data. The L1 cache used was a 16K direct mapped cache with 9 cycle miss latency while the unified L2 cache is 256K with  $100/200/400$  cycle miss latencies. Our experiments are for an out-of-order issue superscalar with issue width of 4 instructions and the *Bimod* branch predictor.

the storage needs and the transformation and the transformation and the theoretical complete and the theoretic node sizes is shown in Fig. 5a. In the first four benchmarks (treeadd, bisort, tsp, and perimeter), node sizes are redu
ed by storing pairs of ompressed pointers in a single word. In the health ben
hmark a pair of small values are





(a) Ben
hmarks.

(b) Machine configurations.

#### Fig. 4. Experimental setup.

ompressed together and stored in a single word. Finally, in the mst ben
hmark a ompressed pointer and a ompressed small value are stored together in a single word. The changes in node sizes range from  $25\%$  to  $33\%$  for five of the benchmarks. Only in case of  $tsp$  is the reduction smaller – just over 10%.

We measured the runtime savings in heap allocated storage for small and large program inputs. The results are given in Fig. 5b. The average savings are nearly  $25\%$  while they range from  $10\%$  to  $33\%$  across different benchmarks. Even more importantly these savings represent significant levels of heap storage  $-$  typically in megabytes. For example, the  $33\%$  storage savings for treeadd represents 4.2 Mbytes and 17 Mbytes of heap storage savings for small and large program inputs respe
tively. It should also be noted that su
h savings annot be obtained by other locality improving techniques described earlier  $[14, 15, 6]$ .

From the results in Fig. 5b we make another very important observation. The extra lo
ations allo
ated when nonompressible data is en
ountered is non-zero for all of the ben
hmarks. In other words we observe that for none of the data structures to which our compression transformations were applied, were all of the instan
es of the data en
ountered at runtime a
tually ompressible. A small amount of additional locations were allocated to hold a small number of uncompressible pointers and small values in each case. Therefore the generality of our transformation which allows handling of *partially compressible* data structures is extremely important. If we had restricted the application of our technique to data fields that are always guaranteed to be compressible, we could not have a
hieved any ompression and therefore no spa
e savings would have resulted.

We also measured the increase in code size caused by our transformations (see Fig.  $5c$ ). The increase in code size prior to linking is significant while after linking the increase is very small since the user code is small part of the binaries. However, the reason for significant increase in user code is because each time a compressed field is updated, our current implementation generates a new copy of the additional ode for handling the ase where the data being stored may



not be compressible. In practice it is possible to share this code across multiple updates. On
e su
h sharing has been implemented, we expe
t that the in
rease in the size of user ode will also be quite small.







(
) Code size in
rease.



(b) Reduction in heap storage for small and large inputs.

Fig. 5. Impa
t on storage needs.

the second times are the simulation of ples
alar simulator we studied the hanges in exe
ution times resulting from compression transformations. The impact of  $L2$  latency on execution times was also studied. The results in Fig. 6 are for small inputs. For L2 cache latency of 100 cycles, the reduction in execution times in comparison to the original programs which use malloc range from 3% to 64% while on an average the reduction in execution time is around 30%. The reductions for higher latencies are also similar.

We also compared our execution times with versions of the programs that use ccmalloc. Our approach outperforms ccmalloc in five out of the six benchmarks (our version of mst runs slightly slower than the comalloc version). On an average we outperform comalloc by nearly  $10\%$ . Our approach outperforms mallo be
ause on
e the node sizes are redu
ed, typi
ally greater number of nodes fit into a single cache line leading to a low number of cache misses. We also pay additional runtime overhead in form of extra instru
tions needed to arry out compression and extraction of compressed values. However, this additional



execution time is more than offset by the time savings resulting from reduced a
he misses; thus leading to overall redu
tion in exe
ution time. On an average, compression reduces the execution times by  $10\%, 15\%,$  and  $20\%$  over comalloc for L2 cache latencies of 100, 200, and 400 cycles respectively. Therefore we observe that as the latency of L2 cache is increased, compression outperforms mallo by a greater extent. In summary our approa
h provides large storage savings and significant execution time reductions over comalloc.



Fig. 6. Reduction in execution time due to data compression.

We would also like to point out that the use of special DCX instructions was critical in reducing the overhead of compression and extraction. Without DCX instructions the programs would have ran significantly slower. We ran versions of programs which did not use DCX instructions for L2 cache latency of 100 cycles. The average redu
tion in exe
ution times, in omparison to original programs, dropped from  $30\%$  to  $12.5\%$ . Instead of an average reduction in execution times of 10% in omparison to mallo versions of the program we observed an average in
rease of 9% in exe
ution times.

ompare in power compared the power compared the power power power and the power power the power that compression based programs with that of the original programs and comalloc based programs (see Fig. 7). These measurements are based upon the Watt
h [1] system which is built on top of the simplescalar simulator. These results track the execution time results quite closely. The average reduction in power onsumption over the original programs is around 30% for the small input. The reductions in power dissipation that compression provides over comalloc for the different cache latencies is also given. As we can see, on an average, compression reduces the power dissipation by 5%, 10%, and 15% over comalloc for L2 cache latencies of 100, 200, and 400 cycles respectively.





Fig. 7. Impact on in power consumption.

e. The performance is the performance of the impact the intervallence of the interval of the interval pression on cache behavior, including I-cache, D-cache and unified L2 cache behaviors. As expected, the I-cache performance is degraded due to increase in code size caused by our current implementation of compression. However, the performances of D-cache and unified cache are significantly improved. This improvement in data cache performance is a direct consequence of compression.



Fig. 8. Impact on cache misses.



#### <sup>6</sup> Related Work

Recently there has been a lot of interest in exploiting narrow width values to improve program performance  $[2, 12, 13]$ . However, our work focusses on pointer intensive applications for which it is important to also handle *pointer data*. A great deal of resear
h has been ondu
ted on development of lo
ality improving transformations for dynamically allocated data structures. These transformations alter object layout and placement to improve cache performance  $[14, 6, 15]$ . However, none of these transformations result in spa
e savings.

Existing compression transformations  $[10, 7]$  rely upon compile time analysis to prove that ertain data items do not require a omplete word of memory. They are applicable only when the compiler can determine that the data being compressed is fully compressible and they only apply to narrow width non-pointer data. In contrast, our compression transformations apply to *partially compress*ible data and, in addition to handling narrow width non-pointer data, they also apply to *pointer data*. Our approach is not only more general but it is also simpler in one respect. We do not require compile-time analysis to prove that the data is always compressible. Instead simple compile-time heuristics are sufficient to determine that the data is likely to be ompressible.

ISA extensions have been developed to eÆ
iently pro
ess narrow width data including Intel's MMX [9] and Motorola's AltiVec [11]. Compiler techniques are also being developed to exploit such instruction sets  $[8]$ . However, the instructions we require are quite different from MMX instructions because we must handle partially ompressible data stru
tures and we must also handle pointer data.

#### $\overline{7}$ Conclusions

In conclusion we have introduced a new class of transformations that apply data ompression te
hniques to ompa
t the sizes of dynami
ally allo
ated data structures. These transformations result in large space savings and also result in significant reductions in program execution times and power dissipation due to improved memory performan
e.

An attractive property of these transformations is that they are applicable to partially ompressible data stru
tures. This is extremely important be
ause according to our experiments, while the data structures in all of the benchmarks we studied are very highly compressible, they contain small amounts of uncompressible data. Even for programs with fully ompressible data stru
tures our approa
h has one advantage. The appli
ation of ompression transformations an be driven by simple value profiling techniques [4]. There is no need for complex compile-time analyses for identifying fully compressible fields in data structures.

Our approach is applicable to a more general class of programs than existing ompression te
hniques: we an ompress pointers as well as non-pointer data; and we can compress partially compressible data structures. Finally we have designed the DCX ISA extensions to enable efficient manipulation of compressed data. The same task annot be arried using MMX type instru
tions. Our main ontribution is that data ompression te
hniques an now be used to



improve performan
e of general purpose programs and therefore this work takes the utility of compression beyond the realm of multimedia applications.

#### Referen
es

- 1. D. Brooks, V. Tiwari, and D. Martonosi, "Wattch: A Framework for Architecture-Level Power Analysis and Optimizations," 27th International Symposium on Computer Architecture (ISCA), pages 83-94, May 2000.
- 2. D. Brooks and D. Martonosi, "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance," 5th International Symposium on High-Performance Computer Architecture (HPCA), pages 13-22, Jan. 1999.
- 3. D. Burger and T.M. Austin, "The Simplescalar Tool Set, Version 2.0," Computer Architecture News, pages 13-25, June 1997.
- 4. M. Burrows, U. Erlingson, S-T.A. Leung, M.T. Vandevoorde, C.A. Waldspurger, K. Walker, and W.E. Weihl, "Efficient and Flexible Value Sampling," The Ninth International Conferen
e on Ar
hite
tural Support for Programming Languages and Operating Systems (ASPLOS), pages 160-167, Cambridge, MA, November 2000.
- 5. M. Carlisle, "Olden: Parallelizing Progrms with Dynamic Data Structures on Distributed-Memory Machines," PhD Thesis, Princeton Univ., Dept. of Comp. Science, June 1996.
- 6. T.M. Chilimbi, M.D. Hill, and J.R. Larus, "Cache-Conscious Structure Layout," ACM SIGPLAN Conferen
e on Programming Language Design and Implementation (PLDI), pages 1-12, Atlanta, Georgia, May 1999.
- 7. J. Davidson and S. Jinturkar, "Memory access coalescing : a technique for eliminating redundant memory accesses," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 186-195, 1994.
- 8. S. Larsen and S. Amarasinghe, "Exploiting Superword Level Parallelism with Multimedia Instruction Sets," ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), pages 145-156, Vancouver B.C., Canada, June 2000.
- 9. A. Peleg and U. Weiser,  $MMX$  Technology Extension to Intel Architecture.  $16(4):42$ -50, August 1996.
- 10. M. Stephenson, J. Babb, and S. Amarasinghe, "Bitwidth Analysis with Application to Silicon Compilation," ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), pages 108-120, Vancouver B.C., Canada, June 2000.
- 11. J. Tyler, J. Lent, A. Mather, and H.V. Nguyen, "AltiVec(tm): Bringing Vector Te
hnology to the PowerPC(tm) Pro
essor Family," Phoenix, AZ, February 1999.
- 12. Y. Zhang, J. Yang, and R. Gupta, "Frequent Value Locality and Value-Centric Data Cache Design," The Ninth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 150-159, Cambridge, MA, November 2000.
- 13. J. Yang, Y. Zhang, and R. Gupta, "Frequent Value Compression in Data Caches," The 33nd Annual IEEE/ACM International Symposium on Microarchitecture (MI- $CRO$ , pages 258–265, Monterey, CA, December 2000.
- 14. D.N. Truong, F. Bodin, and A. Seznec, "Improving Cache Behavior of Dynamically Allocated Data Structures," International Conference on Parallel Architectures and  $Compilation\, Techniques\ (PACT),\ pages\ 322-329, \ Paris, France, 1998.$
- 15. B. Calder, C. Krintz, S. John, and T. Austin, "Cache-Conscious Data Placement," 8th International Conf. on Ar
hite
tural Support for Programming Languages and Operating Systems (ASPLOS), pages 139-149, San Jose, California, October 1998.

